## REMARKS

Claims 1-10, 12-20, 22-26, and 33-36 are now pending in the application.

Claims 1-4, 12-14, 17-20, and 22-24 have been amended. Claims 11, 21, and

27-32 have been canceled without prejudice to or disclaimer of the subject matter contained therein. New claims 33-36 have been added.

Claims 4, 10, 14, 20 and 24 were objected to due to minor informalities.

The Applicants respectfully submit that this objection has been overcome by the amendments to the claims as set forth above.

Claims 1-4, 10, 17-20, and 27-30 were rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,191,300 (Graham et al.). Claims 5 and 8 were rejected under 35 U.S.C. 103(a) as being unpatentable over Graham et al. in view of U.S. Patent No. 3,906,406 (Iwakami). Claims 11-14 and 21-24 were rejected under 35 U.S.C. 103(a) as being unpatentable over Graham et al. in view of U.S. Patent No. 4,837,527 (Sauer). Claim 6 was rejected under 35 U.S.C. 103(a) as being unpatentable over Graham et al. in view of U.S. Patent 5,955,911 (Drost et al.). Claim 7 was rejected under 35 U.S.C. 103(a) as being unpatentable over Graham et al. in view of U.S. Patent No. 4,839,542 (Robinson). Claim 9 was rejected under 35 U.S.C. 103(a) as being unpatentable over Graham et al. in view of Iwakami and Drost et al. Claims 15, 16, 25, 26, 31, and 32 were rejected under 35 U.S.C. 103(a) as being unpatentable over Graham et al. in view of U.S. Patent No. 3,671,886 (Fudemoto et al.).

Graham et al. does not disclose at least features of the present invention as claimed of a CMOS amplifier and a CMOS gain circuit arranged in the manner as specifically recited in the independent claims. The Examiner has asserted that Graham et al. does disclose that stages in an amplifier circuit include a MOS transistor at col. 5, lines 1-6. However, Graham et al. otherwise discloses bipolar technology for stages of an amplifier, which is based on the amount of flowing current. Graham et al. does not disclose an amplifier and/or a gain circuit implemented entirely as a MOS or CMOS implementation. The Examiner has asserted that it would have been obvious to combine a teaching of CMOS being advantageous as set forth by Sauer to used a circuit implementation. The Applicants respectfully submit that one of ordinary skill in the art would not have been motivated to use a CMOS amplifier and/or a CMOS gain circuit in view of the teachings of Graham et al. and Sauer, except in hindsight in view of the present application. Advantages of the CMOS implementation of the present application allow the use of, according to some implementations, a common digital building block inverter as a gain stage. possible implementation within a microprocessor, use within a chip to chip interconnect (for example on a printed circuit board), and/or a back plane implementation. For all the above reasons, the Applicants respectfully request withdrawal of the prior art rejections and allowance of all claims currently pending in this application.

In view of the foregoing, favorable reconsideration and withdrawal of the rejections is respectfully requested. Early notification of the same is earnestly solicited. If there are any questions regarding the present application, the Examiner is invited to contact the undersigned attorney at the telephone number listed below.

Applicant respectfully submits that the claims are in condition for allowance. Therefore, allowance at an early date is respectfully requested.

The Examiner is invited to initiate an interview with the undersigned by calling 815-885-1390 if the Examiner believes that such an interview will advance prosecution of this application.

## Request for an Extension of Time

Applicant respectfully petition for an extension of time to respond to the outstanding Office Action pursuant to 37 C.F.R. § 1.136(a) should one be necessary. Please charge our Deposit Account No. 50-0221 to cover any necessary fee under 37 C.F.R. § 1.17(a) for such an extension.

## U.S. Patent Application Serial Number 10/612,864 Attorney Docket Number P16617

## Charge our Deposit Account

Please charge any shortage to our Deposit Account No. 50-0221.

Respectfully submitted,

August 21, 2007

Date

INTEL CORPORATION c/o INTELLEVATE, LLC P.O. Box 52050 Minneapolis, MN 55402 \_/Robert D. Anderson/ Robert D. Anderson Reg. No. 33,826 (815) 885-1390